

## CLAIMS

What is claimed is:

1. A multi-mode Input/Output (I/O) circuit for transmitting and receiving data between integrated circuits (ICs), wherein each IC contains at least one of said I/O circuits, comprising at least one of transmitter circuitry or receiver circuitry, said transmitter circuitry sending data to receiver circuitry in another IC, and said receiver circuitry receiving data from transmitter circuitry in another IC, said I/O circuit being constructed with CMOS-based transistors that are selectively interconnected together by switches to operate as two single-ended, current or voltage mode links, or as a single differential current or voltage mode link.
2. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry sends data to said receiver circuitry in another IC over a first pair of adjacently disposed conductors, and where said receiver circuitry receives data from said transmitter circuitry in another IC over a second pair of adjacently disposed conductors.
3. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating under a condition where a power supply voltage of said transmitter circuitry is equal to a power supply voltage of said receiver circuitry in another IC, for operating under a condition where the power supply voltage of said transmitter circuitry is less than the power supply voltage of said receiver circuitry in another IC, and for operating under a condition where the power supply voltage of said transmitter circuitry is greater than the power supply voltage of said receiver circuitry in another IC.
4. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in one of a plurality of double single-ended, CMOS voltage level link modes, wherein in

40005756 110201

a first mode a power supply voltage of said transmitter circuitry is equal to a power supply voltage of said receiver circuitry in another IC, wherein in a second mode the power supply voltage of said transmitter circuitry is less than the power supply voltage of said receiver circuitry in another IC, and wherein in a third mode the power supply voltage of said transmitter circuitry is greater than the power supply voltage of said receiver circuitry in another IC.

5. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in one of said plurality of double single-ended, CMOS voltage level link modes, or in said differential voltage or current mode links, and wherein the ICs at each end of the link may operate with different supply voltages.

6. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in a double single-ended voltage mode link mode.

7. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in a double single-ended current mode link mode.

8. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in a mode defined by a single differential voltage mode link with a single-ended input drive.

9. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in a mode defined by a single differential voltage mode link with a differential input drive.

10. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and

said receiver circuitry are selectively configured by switches for operating in a mode defined by a single differential current mode link with a single-ended input drive mode.

11. A multi-mode I/O circuit as in claim 1, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in a mode defined by single differential current mode link with a differential input drive.

12. A multi-mode I/O circuit as in claim 1, wherein certain switches are provided to convert said I/O circuitry into either said transmitter circuitry configuration or into said receiver circuitry configuration.

13. A method for transmitting and receiving data between integrated circuits (ICs) that comprise a portable radiocommunication device, comprising:

providing at least two ICs to each contain at least one I/O circuit, said I/O circuit comprising at least one of transmitter circuitry or receiver circuitry, the transmitter circuitry sending data to receiver circuitry in another IC, and the receiver circuitry receiving data from transmitter circuitry in another IC, the I/O circuit being constructed with CMOS-based transistors; and

selectively interconnecting together the CMOS-based transistors with switches to operate as two single-ended, current or voltage mode links, or as a single differential current or voltage mode link.

14. A method as in claim 13, wherein said transmitter circuitry sends data to said receiver circuitry in another IC over a first pair of adjacently disposed conductors, and where said receiver circuitry receives data from said transmitter circuitry in another IC over a second pair of adjacently disposed conductors.

15. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating under a condition where a power supply voltage of said transmitter circuitry is equal to a power supply voltage of said receiver circuitry in another IC, for operating under a condition where the power supply voltage of said transmitter circuitry is less than the power supply voltage of said receiver circuitry in another IC, and for operating under a condition where the power supply voltage of said transmitter circuitry is greater than the power supply voltage of said receiver circuitry in another IC

16. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by switches for operating in one of a plurality of double single-ended, CMOS voltage level link modes, wherein in a first mode a power supply voltage of said transmitter circuitry is equal to a power supply voltage of said receiver circuitry in another IC, wherein in a second mode the power supply voltage of said transmitter circuitry is less than the power supply voltage of said receiver circuitry in another IC, and wherein in a third mode the power supply voltage of said transmitter circuitry is greater than the power supply voltage of said receiver circuitry in another IC.

17. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating in a double single-ended voltage mode link mode.

18. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating in a double single-ended current mode link mode.

19. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating in a mode defined by a single differential voltage mode link with a single-ended input drive.

20. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating in a mode defined by a single differential voltage mode link with a differential input drive.

21. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating in a mode defined by a single differential current mode link with a single-ended input drive mode.

22. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by the switches for operating in a mode defined by single differential current mode link with a differential input drive.

23. A method as in claim 13, wherein said transmitter circuitry and said receiver circuitry are selectively configured by said switches for operating in one of said plurality of double single-ended, CMOS voltage level link modes, or in said differential voltage or current mode links, and wherein the ICs at each end of the link may operate with different supply voltages.

24. A method as in claim 13, wherein certain switches are provided to convert said I/O circuitry into either said transmitter circuitry configuration or into said receiver circuitry configuration.

25. A method for sending data between integrated circuits (ICs), comprising:

providing at least two ICs to each contain at least one instance of an I/O circuit constructed with CMOS-based transistors;

programming said I/O circuit in a first IC to function as data transmitter circuitry and programming said I/O circuit in a second IC to function as data receiver circuitry interconnected through a plurality of electrical conductors disposed between said first and second ICs, and programming

said I/O circuits in both said first and second ICs to support two single-ended, current or voltage mode links, or to support a single differential current or voltage mode link; and

sending data from the first IC to the second IC using the I/O circuits and the electrical conductors.

26. A method as in claim 25, and during operation of said first and second ICs reprogramming said I/O circuit in said first IC to function as the data receiver circuitry and reprogramming said I/O circuit in said second IC to function as the data transmitter circuitry.

27. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating under a condition where a power supply voltage of said transmitter circuitry is equal to a power supply voltage of said receiver circuitry in said second IC, for operating under a condition where the power supply voltage of said transmitter circuitry is less than the power supply voltage of said receiver circuitry in a said second IC, and for operating under a condition where the power supply voltage of said transmitter circuitry is greater than the power supply voltage of said receiver circuitry in said second IC

28. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in one of a plurality of double single-ended, CMOS voltage level link modes, wherein in a first mode a power supply voltage of said transmitter circuitry is equal to a power supply voltage of said receiver circuitry in said second IC, wherein in a second mode the power supply voltage of said transmitter circuitry is less than the power supply voltage of said receiver circuitry in said second IC, and wherein in a third mode the power supply voltage of said transmitter circuitry is greater than the power supply voltage of said receiver circuitry in said second IC.

29. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in a double single-ended voltage mode link mode.

30. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in a double single-ended current mode link mode.

31. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in a mode defined by a single differential voltage mode link with a single-ended input drive.

32. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in a mode defined by a single differential voltage mode link with a differential input drive.

33. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in a mode defined by a single differential current mode link with a single-ended input drive mode.

34. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in a mode defined by single differential current mode link with a differential input drive.

35. A method as in claim 25, wherein said transmitter circuitry and said receiver circuitry are selectively configured by programmable switches for operating in one of said plurality of double single-ended, CMOS voltage level link modes, or

in said differential voltage or current mode links, and wherein said first and second ICs operate with the same or with different supply voltages.

36. A method as in claim 25, wherein the first and the second ICs are located in a wireless communication device.

37. A method as in claim 25, wherein the first and the second ICs are located in an accessory device for a wireless communication device.

38. A method as in claim 25, wherein the first and the second ICs are located in an interface between a wireless communication device and an accessory device for the wireless communication device.

Patent 9,550,000